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Thesis Summary 
 End-to-end network latency is a concern for parallel applications in high-performance computing 
platforms and high-end data centers. On one hand, computer architects have tried to design intercon- 
nection networks experimentally and empirically. On the other hand, theoretists have tried to model 
computer networks and then studied their properties theoretically. However, the model does not 
sufficiently capture real computer systems. This dissertation aims at establishing a novel method for 
designing high-performance network topologies to bridge a gap between the theoretical and practical 
studies. In particular, we make use of the knowledge of graph theory, network science, and design 
theory, as well as the research on interconnection networks. 
 We firstly present a novel graph called a host-switch graph, which consists of host vertices and switch 
vertices with maximum degree 1 and r, respectively. This graph represents a network topology of a 
practical parallel/distributed computer system with host computers connected by r-port switches. We 
then discuss important metrics for designing high-performance interconnection networks: the 
host-to-host average shortest path length (h-ASPL) and the bisection width (BiW). In particular, we 
explore a method for constructing host-switch graphs with low h-ASPL and high BiW that connect the 
fixed number of hosts via any number of r-port switches. We demonstrate that the number of switches 
that provides the minimum h-ASPL can mathematically be approximated, and the minimum number of 
switches that provides a certain BiW can experimentally be approximated. On the basis of the 
approximations, we propose a randomized algorithm for searching host-switch graphs. We then apply 
the graphs to interconnection networks and compare them with typical network topologies. As compared 
with the torus, Dragonfly, and Fat-tree, our networks attain higher performance and smaller power and 
costs. 
 Furthermore, we propose adding ports to a host as a method for reducing the network latency as well 
as increasing the number of ports of a switch. To this end, we extend a host-switch graph so that it 
represents multi-port hosts. Multi-port hosts are conventionally used for link aggregation (LA) and 
network duplication (ND), but they do not reduce the hop count. We hence propose the permutation of 
host-switch mapping for reducing the hop count. It can be applied to LA and ND, and we label the 
obtained networks p-LA and p-ND, respectively. In addition, we propose the application of a finite 
projective plane (an instance of block designs) and label it PP. Our methods can be applied to arbitrary 
topologies, and thus we can directly use any existing topologies. We evaluate five designs above (LA, N 
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D, p-LA, p-ND, and PP) for randomly-optimized, torus, Dragonfly, and Fat-tree topologies in terms of the 
design complexity, the hop count, the bisection width, costs, the size of routing tables, and simulated 
message passing interface (MPI) performance. Our results demonstrate that our methods (p-LA, p-ND, 
and PP) reduce the hop count while increasing the bisection width and costs for every topology. In 
particular, we demonstrate that PP is a cost-effective method for reducing the hop count, especially for 
randomly optimized and Fat-tree topologies. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
